Skip to content
Commit 72afd96c authored by Corey Wharton's avatar Corey Wharton Committed by Carles Cufí
Browse files

arch: riscv: ensure fcsr is cleared on thread start or FPU enable 



Ensure fcsr is always initially cleared for FPU enabled threads.

Signed-off-by: default avatarCorey Wharton <xodus7@cwharton.com>
parent d2f7d696
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE