Skip to content
Commit 662819c4 authored by Jim Shu's avatar Jim Shu Committed by Carles Cufí
Browse files

boards: qemu_riscv64 enables double precision FPU 



Enable double-precision FPU in qemu_riscv64 to test RISC-V D extension.

Signed-off-by: default avatarJim Shu <cwshu@andestech.com>
parent 253314aa
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE