Skip to content
Commit 6256a0b0 authored by Khor Swee Aun's avatar Khor Swee Aun Committed by Anas Nashif
Browse files

dts: bindings: cpu: Add INTEL FPGA NIOSV 



Add INTEL FPGA NIOSV Processor yaml file

Signed-off-by: default avatarKhor Swee Aun <swee.aun.khor@intel.com>
parent 928e5bbc
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE