Skip to content
Commit 6070e693 authored by Jaroslaw Stelter's avatar Jaroslaw Stelter Committed by David Leach
Browse files

intel_adsp: Fix data cache flush before D3 



Fix sys_cache_data_flush_range() calls during D3 entrance.

Signed-off-by: default avatarJaroslaw Stelter <Jaroslaw.Stelter@intel.com>
Signed-off-by: default avatarAnas Nashif <anas.nashif@intel.com>
parent a1ee7f9d
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE