Skip to content
Commit 5f72884c authored by Alexandre Bourdiol's avatar Alexandre Bourdiol Committed by Anas Nashif
Browse files

soc: arm: stm32f4: enable ART flash cache accelerator 



Enable Instruction cache and Data cache.

Signed-off-by: default avatarAlexandre Bourdiol <alexandre.bourdiol@st.com>
parent feacc2e1
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE