Skip to content
Commit 5eb5bb7d authored by Wayne Ren's avatar Wayne Ren Committed by ruuddw
Browse files

arch: arc: add the missing SPI_DW_SPI_CLOCK in dts.fixup 



* the SPI share the same clk source with uart

Signed-off-by: default avatarWayne Ren <wei.ren@synopsys.com>
parent b8196c89
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE