Skip to content
Commit 5d8a9206 authored by Krishna Mohan Dani's avatar Krishna Mohan Dani Committed by Carles Cufí
Browse files

soc: arm: stm32f2: enable ART flash cache accelerator 



This commit enables Instruction cache and Data cache.

Signed-off-by: default avatarKrishna Mohan Dani <krishnamohan.d@hcl.com>
parent 27435cf6
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE