Commit 5c529919 authored by Francois Ramu's avatar Francois Ramu Committed by Mahesh Mahadevan
Browse files

dts: arm: st: stm32h7 with dual core have flash clock enable bit 



Define the "clocks" property, for the flash "st,stm32h7-flash-controller"
node, only for the stm32H7 dual-core devices
which have the RCC bit 8 present in their RCC AHB3 register.

Signed-off-by: default avatarFrancois Ramu <francois.ramu@st.com>
parent ec18ab1e

dts/arm/st/h7/stm32h7.dtsi

+0 −1
Original line number Diff line number Diff line
@@ -144,7 +144,6 @@ 
			compatible = "st,stm32-flash-controller", "st,stm32h7-flash-controller";

			reg = <0x52002000 0x400>;

			interrupts = <4 0>;

			clocks = <&rcc STM32_CLOCK(AHB3, 8U)>;



			#address-cells = <1>;

			#size-cells = <1>;

dts/arm/st/h7/stm32h7_dualcore.dtsi

+4 −0
Original line number Diff line number Diff line
@@ -25,3 +25,7 @@ 
		};

	};

};



&flash {

	clocks = <&rcc STM32_CLOCK(AHB3, 8U)>;

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE