Skip to content
Commit 5673dc16 authored by Khaoula Bidani's avatar Khaoula Bidani Committed by Daniel DeGrasse
Browse files

include: zephyr: Add the stm32u3 clock control and the reset register 



Add the stm32u3 clock control and the RCC bus reset register offset

Signed-off-by: default avatarKhaoula Bidani <khaoula.bidani-ext@st.com>
parent 6e7b5bbd
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE