Skip to content
Commit 4fc8033d authored by Raffael Rostagno's avatar Raffael Rostagno Committed by Anas Nashif
Browse files

soc: mp: esp32: Added IRQ priority and flags config 



Interrupt priority and flags config for crosscore ISR
sourced from device tree.

Signed-off-by: default avatarRaffael Rostagno <raffael.rostagno@espressif.com>
parent 3169095e
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE