Skip to content
Commit 4bd4528a authored by Andrew Davis's avatar Andrew Davis Committed by Benjamin Cabé
Browse files

soc: ti: k3: am6x: m4: Enable FPU support for M4F cores 



The M4 cores found in TI AM6x SoCs have FPUs, enable this in
the default configuration.

Signed-off-by: default avatarAndrew Davis <afd@ti.com>
parent d256a90a
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE