Skip to content
Commit 4b41cb14 authored by Anas Nashif's avatar Anas Nashif Committed by Maureen Helm
Browse files

soc: mec1501: add timing support 



Use custom timing implementation specific for this SoC.

Signed-off-by: default avatarAnas Nashif <anas.nashif@intel.com>
parent 6e27478c
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE