Commit 465c34ef authored by Andrei Emeltchenko's avatar Andrei Emeltchenko Committed by Fabio Baltieri
Browse files

boards: Add Raptor Lake P board configuration 



Add board configuration for Intel Raptor Lake P board.

Signed-off-by: default avatarAndrei Emeltchenko <andrei.emeltchenko@intel.com>
parent 0bbd834e

boards/x86/intel_rpl/Kconfig.board

+7 −1
Original line number Diff line number Diff line 
# Copyright (c) 2022 Intel Corporation

# Copyright (c) 2022-2023 Intel Corporation

# SPDX-License-Identifier: Apache-2.0



config BOARD_INTEL_RPL_S_CRB
@@ -6,3 +6,9 @@ config BOARD_INTEL_RPL_S_CRB 
	depends on SOC_RAPTOR_LAKE

	select X86_64

	select HAS_COVERAGE_SUPPORT



config BOARD_INTEL_RPL_P_CRB

	bool "Raptor Lake P CRB"

	depends on SOC_RAPTOR_LAKE

	select X86_64

	select HAS_COVERAGE_SUPPORT

boards/x86/intel_rpl/Kconfig.defconfig

+11 −5
Original line number Diff line number Diff line 
# Copyright (c) 2022 Intel Corporation

# Copyright (c) 2022-2023 Intel Corporation

# SPDX-License-Identifier: Apache-2.0



if BOARD_INTEL_RPL_S_CRB

if BOARD_INTEL_RPL_S_CRB || BOARD_INTEL_RPL_P_CRB



config BOARD

	default "intel_rpl_s_crb"

	default "intel_rpl_p_crb" if BOARD_INTEL_RPL_P_CRB

	default "intel_rpl_s_crb" if BOARD_INTEL_RPL_S_CRB



config BUILD_OUTPUT_STRIPPED

	default y
@@ -54,6 +55,11 @@ config DMA_DW_CHANNEL_COUNT 
endif



config UART_NS16550_INTEL_LPSS_DMA

	default y

	default y if BOARD_INTEL_RPL_S_CRB



if SHELL

config SHELL_STACK_SIZE

	default 320000

endif



endif # BOARD_INTEL_RPL_S_CRB
 
endif # BOARD_INTEL_RPL_S_CRB || BOARD_INTEL_RPL_P_CRB

boards/x86/intel_rpl/intel_rpl_p_crb.dts

0 → 100644
+28 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2023 Intel Corporation

 * SPDX-License-Identifier: Apache-2.0

 */



/dts-v1/;



#include <mem.h>



#define DT_DRAM_SIZE		DT_SIZE_M(2048)



#include <intel/raptor_lake_p.dtsi>



/ {

	model = "intel_rpl_p_crb";

	compatible = "intel,raptor-lake-crb";



	chosen {

		zephyr,sram = &dram0;

		zephyr,console = &uart0;

		zephyr,shell-uart = &uart0;

	};



	aliases {

		watchdog0 = &tco_wdt;

		rtc = &rtc;

	};

};

boards/x86/intel_rpl/intel_rpl_p_crb.yaml

0 → 100644
+22 −0
Original line number Diff line number Diff line 
identifier: intel_rpl_p_crb

name: Raptor Lake P CRB

type: mcu

arch: x86

toolchain:

  - zephyr

ram: 2048

supported:

  - acpi

  - smp

  - smbus

  - watchdog

  - rtc

  - pwm

  - gpio

  - spi

  - i2c

testing:

  ignore_tags:

    - net

    - bluetooth

vendor: intel

boards/x86/intel_rpl/intel_rpl_p_crb_defconfig

0 → 100644
+15 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: Apache-2.0



CONFIG_SOC_RAPTOR_LAKE=y

CONFIG_BOARD_INTEL_RPL_P_CRB=y

CONFIG_PIC_DISABLE=y

CONFIG_LOAPIC=y

CONFIG_CONSOLE=y

CONFIG_SERIAL=y

CONFIG_UART_NS16550=y

CONFIG_UART_NS16550_VARIANT_NS16750=y

CONFIG_UART_CONSOLE=y

CONFIG_X2APIC=y

CONFIG_SMP=y

CONFIG_BUILD_OUTPUT_EFI=y

CONFIG_BUILD_NO_GAP_FILL=y

CRA Git | Maintained and supported by SUSTech CRA and CCSE