Skip to content
Commit 41c5eac8 authored by Laurentiu Mihalcea's avatar Laurentiu Mihalcea Committed by Anas Nashif
Browse files

boards: xtensa: Set DCACHE_LINE_SIZE for all SOF-supported Intel SoCs 



This commit sets the DCACHE_LINE_SIZE config for all xtensa-based
Intel SoCs for SOF usage.

Signed-off-by: default avatarLaurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
parent 58d1c614
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE