Skip to content
Commit 3fe1eda7 authored by Saravanan Sekar's avatar Saravanan Sekar Committed by Daniel DeGrasse
Browse files

dts: arm: ti: mspm0: Add a support for TI MSPM0 Timer Counter 



Add a support for TI MSPM0 Timer which has sub module for Counter,
Timer Capture and Timer Compare.

Signed-off-by: default avatarSaravanan Sekar <saravanan@linumiz.com>
parent 7a3f79ef
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE