Skip to content
Commit 3f2748c8 authored by Anas Nashif's avatar Anas Nashif
Browse files

xtensa: dts: use correct core bindings 



cavs20 and cavs25 both have LX6 cores.

Signed-off-by: default avatarAnas Nashif <anas.nashif@intel.com>
parent c726aeac
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE