Skip to content
Commit 342cbc9e authored by Filip Kokosinski's avatar Filip Kokosinski Committed by Kumar Gala
Browse files

soc: riscv32: add LiteX VexRiscV SoC 



Add LiteX with softcore CPU VexRiscV SoC definitions and default
configurations.

Signed-off-by: default avatarFilip Kokosinski <fkokosinski@internships.antmicro.com>
Signed-off-by: default avatarMateusz Holenko <mholenko@antmicro.com>
parent b054517c
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE