Skip to content
Commit 2f2689e3 authored by Tomasz Leman's avatar Tomasz Leman Committed by Fabio Baltieri
Browse files

intel_adsp: ace15: shim: update wovrco request bit 



Updating value of WOVRCO request bit in CLKCTL register according to the
documentation. Previus value was mask used for clock enabling.

Signed-off-by: default avatarTomasz Leman <tomasz.m.leman@intel.com>
parent ea9dd594
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE