Skip to content
Commit 2bcfd4f7 authored by Michele Balistreri's avatar Michele Balistreri Committed by David Leach
Browse files

boards: arm: mimxrt1064_evk: correct PWDN pin of the CSI interface 



according to schematics and NXP's sample code, the correct PIN for the
PWDN pin is iomuxc_gpio_ad_b1_02_gpio1_io18

Signed-off-by: default avatarMichele Balistreri <michele@bitgamma.com>
parent f87313bf
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE