Skip to content
Commit 29b1e2a7 authored by Francois Ramu's avatar Francois Ramu Committed by Alberto Escolar
Browse files

boards: st: nucleo_h743/h753 use the FDCAN clock at 80MHz on pll2q 



When using the FDCAN1, use the PLL2q clock source at 80MHz on the
nucleo_h743zi or nucleo_753zi boards, now that sysclck is 480MHz.

Signed-off-by: default avatarFrancois Ramu <francois.ramu@st.com>
parent abeae8fd
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE