Skip to content
Commit 1fca05b7 authored by Hou Zhiqiang's avatar Hou Zhiqiang Committed by Anas Nashif
Browse files

arm64: cache: Fix data corruption issue on DCACHE range invalidation 



Currently, the DCACHE range invalidation can cause data corruption when
the ends of the given range is not aligned to a full cache line.

Signed-off-by: default avatarHou Zhiqiang <Zhiqiang.Hou@nxp.com>
parent b52f1cdb
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE