boards: intel_s1000_crb: fix setting cache attributes

This reverts commit c9ace83c which
bypasses setting cache attributes.

The previous cache attributes actually set the text/data/etc.
sections to be inaccessible. So fix it.

Signed-off-by: Daniel Leung <daniel.leung@intel.com>