Skip to content
Commit 1af8f270 authored by Daniel DeGrasse's avatar Daniel DeGrasse Committed by Carles Cufí
Browse files

soc: arm: add support for FlexSPI1 clock configuration for NXP RT5xx



Add support for configuring FlexSPI1 clock speed to RT5xx soc
initialization, so that memory present on FlexSPI1 can be accessed.
Note that FlexSPI1 is referred to as FlexSPI2 in the dts files for this
SOC.

Signed-off-by: default avatarDaniel DeGrasse <daniel.degrasse@nxp.com>
parent 64a14a8c
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment