Skip to content
Commit 1af5ce40 authored by Yannis Damigos's avatar Yannis Damigos Committed by Kumar Gala
Browse files

dts/arm/st: Fix SPI1 clock property on F0 series 



SPI1 is on APB2 on F0 series.

Signed-off-by: default avatarYannis Damigos <giannis.damigos@gmail.com>
parent ebc5e51e
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE