Skip to content
Commit 13916a14 authored by Yaël Boutreux's avatar Yaël Boutreux Committed by Kumar Gala
Browse files

dts: stm32mp157: Dtsi fixup 



Fixing up #clock-cells wrong phandle name and register position

Signed-off-by: default avatarYaël Boutreux <yael.boutreux@st.com>
Signed-off-by: default avatarArnaud Pouliquen <arnaud.pouliquen@st.com>
Signed-off-by: default avatarAlexandre Torgue <alexandre.torgue@st.com>
parent 2a47f41e
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE