Skip to content
Commit 1335228f authored by Alexandre Bourdiol's avatar Alexandre Bourdiol Committed by Anas Nashif
Browse files

soc: arm: stm32h7: enable ART flash cache accelerator 



Enable Instruction cache accelerator for Cortex M4
first 1MB of Flash.
As per Reference Manual: no need for cache coherency management

Signed-off-by: default avatarAlexandre Bourdiol <alexandre.bourdiol@st.com>
parent 195a1383
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE