+19
−24
Loading
Gitlab 现已全面支持 git over ssh 与 git over https。通过 HTTPS 访问请配置带有 read_repository / write_repository 权限的 Personal access token。通过 SSH 端口访问请使用 22 端口或 13389 端口。如果使用CAS注册了账户但不知道密码,可以自行至设置中更改;如有其他问题,请发邮件至 service@cra.moe 寻求协助。
This reverts commit a3530d6a. This change incorrect if chip-select is via a GPIO pin, released by spi_context_cs_control(), and not the controller default chip-select pin that can be released using a final FIFOWR. When GPIO is used for chip-select control, the chip-select could be released too soon because the transfer callback is invoked when the last byte is put into the TX FIFO but that byte might not yet have clocked out yet on the SPI pins. The rx part of the transfer is really what completes the transfer so ignoring it is incorrect. We could try to special case and use ignore only when spi_context_cs_control() does nothing, but since it is a very small optimization, it doesn't seem worth the extra complexity. Signed-off-by:Mike J. Chen <mjchen@google.com>
CRA Git | Maintained and supported by SUSTech CRA and CCSE