Commit 0c84a51e authored by Jonatan Antoni's avatar Jonatan Antoni
Browse files

Updates for upcoming 6.1.0 release:

- Bump versions
- Add release history
- Fix core tests lit execution (returns 1 on failing tests)
- Provide define CMSIS_DISABLE_DEPRECATED to hide deprecated symbols
- Add link to CM52 TRM fo documentation
- Update compiler versions used for verification
parent 9742ff58
Loading
Loading
Loading
Loading
+5 −21
Original line number Diff line number Diff line
@@ -13,28 +13,12 @@
  <url>https://www.keil.com/pack/</url>

  <releases>
    <release version="6.0.0">
    <release version="6.1.0">
      Active development ...
      CMSIS-Core: 6.0.0
        - Core(M) and Core(A) joined into single Core component
        - Core header files reworked, aligned with TRMs
        - Previously deprecated features removed
        - Dropped support for Arm Compiler 5
      CMSIS-DSP: Moved into separate pack!
      CMSIS-NN: Moved into separate pack!
      CMSIS-RTOS: Deprecated and removed!
        - RTX4 Deprecated and removed!
      CMSIS-RTOS2: 2.3.0 (see revision history for details)
        - OS Tick moved from Device to CMSIS class
        - Provisional support for processor affinity in SMP systems
        - RTX5 Moved into separate pack!
      CMSIS-Driver: 2.9.0 (see revision history for details)
        - Updated VIO API 1.0.0
        - Added GPIO Driver API 1.0.0
      CMSIS-DAP: Moved into separate pack!
      CMSIS-Pack: Moved to Open-CMSIS-Pack!
      CMSIS-SVD: Moved to Open-CMSIS-Pack!
      Utilities: Moved to CMSIS-Toolbox!
      CMSIS-Core: 6.1.0
        - Added support for Cortex-M52
        - Added deprecated CoreDebug symbols for CMSIS 5 compatibility
        - Added define CMSIS_DISABLE_DEPRECATED to hide deprecated symbols
    </release>
    <release version="5.9.0" date="2022-05-02">
      CMSIS-Core(M): 5.6.0
+6 −2
Original line number Diff line number Diff line
@@ -1282,6 +1282,8 @@ typedef struct
  @{
 */

#ifndef CMSIS_DISABLE_DEPRECATED

#define SCB_AIRCR_ENDIANESS_Pos            SCB_AIRCR_ENDIANNESS_Pos
#define SCB_AIRCR_ENDIANESS_Msk            SCB_AIRCR_ENDIANNESS_Msk

@@ -1379,6 +1381,8 @@ typedef struct
#define CoreDebug_NS        ((CoreDebug_Type *)     DCB_BASE_NS)
#endif

#endif // CMSIS_DISABLE_DEPRECATED

/*@} */


+5 −1
Original line number Diff line number Diff line
@@ -1404,6 +1404,8 @@ typedef struct
  @{
 */

#ifndef CMSIS_DISABLE_DEPRECATED

#define SCB_AIRCR_ENDIANESS_Pos            SCB_AIRCR_ENDIANNESS_Pos
#define SCB_AIRCR_ENDIANESS_Msk            SCB_AIRCR_ENDIANNESS_Msk

@@ -1502,6 +1504,8 @@ typedef struct

#define CoreDebug           ((CoreDebug_Type *)     DCB_BASE)

#endif // CMSIS_DISABLE_DEPRECATED

/*@} */


+6 −2
Original line number Diff line number Diff line
@@ -2102,6 +2102,8 @@ typedef struct
  @{
 */

#ifndef CMSIS_DISABLE_DEPRECATED

#define SCB_AIRCR_ENDIANESS_Pos            SCB_AIRCR_ENDIANNESS_Pos
#define SCB_AIRCR_ENDIANESS_Msk            SCB_AIRCR_ENDIANNESS_Msk

@@ -2232,6 +2234,8 @@ typedef struct
#define CoreDebug_NS        ((CoreDebug_Type *)     DCB_BASE_NS)
#endif

#endif // CMSIS_DISABLE_DEPRECATED

/*@} */


+6 −2
Original line number Diff line number Diff line
@@ -2102,6 +2102,8 @@ typedef struct
  @{
 */

#ifndef CMSIS_DISABLE_DEPRECATED

#define SCB_AIRCR_ENDIANESS_Pos            SCB_AIRCR_ENDIANNESS_Pos
#define SCB_AIRCR_ENDIANESS_Msk            SCB_AIRCR_ENDIANNESS_Msk

@@ -2232,6 +2234,8 @@ typedef struct
#define CoreDebug_NS        ((CoreDebug_Type *)     DCB_BASE_NS)
#endif

#endif // CMSIS_DISABLE_DEPRECATED

/*@} */


Loading