Unverified Commit d8d206c1 authored by Vladimir Mandic's avatar Vladimir Mandic Committed by GitHub
Browse files

add state to interrogate

parent 192ddc04

modules/interrogate.py

+3 −1
Original line number Diff line number Diff line
@@ -136,7 +136,8 @@ class InterrogateModels: 


    def interrogate(self, pil_image):

        res = ""



        shared.state.begin()

        shared.state.job = 'interrogate'

        try:



            if shared.cmd_opts.lowvram or shared.cmd_opts.medvram:
@@ -177,5 +178,6 @@ class InterrogateModels: 
            res += "<error>"



        self.unload()

        shared.state.end()



        return res

CRA Git | Maintained and supported by SUSTech CRA and CCSE