Commit fff3f1a0 authored by Suzuki K Poulose's avatar Suzuki K Poulose Committed by Will Deacon
Browse files

arm-cci: Provide hook for writing to PMU counters 



Add a hook for writing to CCI PMU counters. This callback
can be used for CCI models which requires some extra work
to program the PMU counter values. To accommodate group writes
and single counter writes, the call back accepts a bitmask
of the counter indices which need to be programmed with the
given value.

Cc: Punit Agrawal <punit.agrawal@arm.com>
Acked-by: default avatarOlof Johansson <olof@lixom.net>
Acked-by: default avatarMark Rutland <mark.rutland@arm.com>
Signed-off-by: default avatarSuzuki K Poulose <suzuki.poulose@arm.com>
Signed-off-by: default avatarWill Deacon <will.deacon@arm.com>
parent 11300027

drivers/bus/arm-cci.c

+10 −1
Original line number Diff line number Diff line
@@ -126,6 +126,7 @@ struct cci_pmu_model { 
	struct event_range event_ranges[CCI_IF_MAX];

	int (*validate_hw_event)(struct cci_pmu *, unsigned long);

	int (*get_event_idx)(struct cci_pmu *, struct cci_pmu_hw_events *, unsigned long);

	void (*write_counters)(struct cci_pmu *, unsigned long *);

};



static struct cci_pmu_model cci_pmu_models[];
@@ -868,7 +869,7 @@ static void pmu_write_counter(struct cci_pmu *cci_pmu, u32 value, int idx) 
	pmu_write_register(cci_pmu, value, idx, CCI_PMU_CNTR);

}



static void pmu_write_counters(struct cci_pmu *cci_pmu, unsigned long *mask)

static void __pmu_write_counters(struct cci_pmu *cci_pmu, unsigned long *mask)

{

	int i;

	struct cci_pmu_hw_events *cci_hw = &cci_pmu->hw_events;
@@ -882,6 +883,14 @@ static void pmu_write_counters(struct cci_pmu *cci_pmu, unsigned long *mask) 
	}

}



static void pmu_write_counters(struct cci_pmu *cci_pmu, unsigned long *mask)

{

	if (cci_pmu->model->write_counters)

		cci_pmu->model->write_counters(cci_pmu, mask);

	else

		__pmu_write_counters(cci_pmu, mask);

}



static u64 pmu_event_update(struct perf_event *event)

{

	struct hw_perf_event *hwc = &event->hw;

CRA Git | Maintained and supported by SUSTech CRA and CCSE