Commit ff6cd68d authored by Song Hui's avatar Song Hui Committed by Linus Walleij
Browse files

gpio: mpc8xxx: add ls1088a platform gpio node DT binding description 



ls1088a and ls1028a platform share common gpio node.

Signed-off-by: default avatarSong Hui <hui.song_1@nxp.com>
Link: https://lore.kernel.org/r/20190808101628.36782-1-hui.song_1@nxp.com


Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent ac1213b7

Documentation/devicetree/bindings/gpio/gpio-mpc8xxx.txt

+3 −3
Original line number Original line Diff line number Diff line
@@ -4,7 +4,7 @@ Required properties: 
- compatible : Should be "fsl,<soc>-gpio"

- compatible : Should be "fsl,<soc>-gpio"

  The following <soc>s are known to be supported:

  The following <soc>s are known to be supported:

	mpc5121, mpc5125, mpc8349, mpc8572, mpc8610, pq3, qoriq,

	mpc5121, mpc5125, mpc8349, mpc8572, mpc8610, pq3, qoriq,

	ls1021a, ls1043a, ls2080a, ls1028a.

	ls1021a, ls1043a, ls2080a, ls1028a, ls1088a.

- reg : Address and length of the register set for the device

- reg : Address and length of the register set for the device

- interrupts : Should be the port interrupt shared by all 32 pins.

- interrupts : Should be the port interrupt shared by all 32 pins.

- #gpio-cells : Should be two.  The first cell is the pin number and

- #gpio-cells : Should be two.  The first cell is the pin number and
@@ -39,10 +39,10 @@ gpio0: gpio@2300000 { 
};

};









Example of gpio-controller node for a ls1028a SoC:

Example of gpio-controller node for a ls1028a/ls1088a SoC:





gpio1: gpio@2300000 {

gpio1: gpio@2300000 {

	compatible = "fsl,ls1028a-gpio","fsl,qoriq-gpio";

	compatible = "fsl,ls1028a-gpio", "fsl,ls1088a-gpio", "fsl,qoriq-gpio";

	reg = <0x0 0x2300000 0x0 0x10000>;

	reg = <0x0 0x2300000 0x0 0x10000>;

	interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;

	interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;

	gpio-controller;

	gpio-controller;

CRA Git | Maintained and supported by SUSTech CRA and CCSE