Commit fd6c8c20 authored by Dongjiu Geng's avatar Dongjiu Geng Committed by Christoffer Dall
Browse files

arm/arm64: KVM: set right LR register value for 32 bit guest when inject abort 



When a exception is trapped to EL2, hardware uses  ELR_ELx to hold
the current fault instruction address. If KVM wants to inject a
abort to 32 bit guest, it needs to set the LR register for the
guest to emulate this abort happened in the guest. Because ARM32
architecture is pipelined execution, so the LR value has an offset to
the fault instruction address.

The offsets applied to Link value for exceptions as shown below,
which should be added for the ARM32 link register(LR).

Table taken from ARMv8 ARM DDI0487B-B, table G1-10:
Exception			Offset, for PE state of:
				A32 	  T32
Undefined Instruction 		+4 	  +2
Prefetch Abort 			+4 	  +4
Data Abort 			+8 	  +8
IRQ or FIQ 			+4 	  +4

  [ Removed unused variables in inject_abt to avoid compile warnings.
    -- Christoffer ]

Cc: <stable@vger.kernel.org>
Signed-off-by: default avatarDongjiu Geng <gengdongjiu@huawei.com>
Tested-by: default avatarHaibin Zhang <zhanghaibin7@huawei.com>
Reviewed-by: default avatarMarc Zyngier <marc.zyngier@arm.com>
Signed-off-by: default avatarChristoffer Dall <cdall@linaro.org>
parent 8c1a8a32

arch/arm/kvm/emulate.c

+2 −4
Original line number Diff line number Diff line
@@ -227,7 +227,7 @@ void kvm_inject_undefined(struct kvm_vcpu *vcpu) 
	u32 return_offset = (is_thumb) ? 2 : 4;



	kvm_update_psr(vcpu, UND_MODE);

	*vcpu_reg(vcpu, 14) = *vcpu_pc(vcpu) - return_offset;

	*vcpu_reg(vcpu, 14) = *vcpu_pc(vcpu) + return_offset;



	/* Branch to exception vector */

	*vcpu_pc(vcpu) = exc_vector_base(vcpu) + vect_offset;
@@ -239,10 +239,8 @@ void kvm_inject_undefined(struct kvm_vcpu *vcpu) 
 */

static void inject_abt(struct kvm_vcpu *vcpu, bool is_pabt, unsigned long addr)

{

	unsigned long cpsr = *vcpu_cpsr(vcpu);

	bool is_thumb = (cpsr & PSR_T_BIT);

	u32 vect_offset;

	u32 return_offset = (is_thumb) ? 4 : 0;

	u32 return_offset = (is_pabt) ? 4 : 8;

	bool is_lpae;



	kvm_update_psr(vcpu, ABT_MODE);

arch/arm64/kvm/inject_fault.c

+15 −1
Original line number Diff line number Diff line
@@ -33,12 +33,26 @@ 
#define LOWER_EL_AArch64_VECTOR		0x400

#define LOWER_EL_AArch32_VECTOR		0x600



/*

 * Table taken from ARMv8 ARM DDI0487B-B, table G1-10.

 */

static const u8 return_offsets[8][2] = {

	[0] = { 0, 0 },		/* Reset, unused */

	[1] = { 4, 2 },		/* Undefined */

	[2] = { 0, 0 },		/* SVC, unused */

	[3] = { 4, 4 },		/* Prefetch abort */

	[4] = { 8, 8 },		/* Data abort */

	[5] = { 0, 0 },		/* HVC, unused */

	[6] = { 4, 4 },		/* IRQ, unused */

	[7] = { 4, 4 },		/* FIQ, unused */

};



static void prepare_fault32(struct kvm_vcpu *vcpu, u32 mode, u32 vect_offset)

{

	unsigned long cpsr;

	unsigned long new_spsr_value = *vcpu_cpsr(vcpu);

	bool is_thumb = (new_spsr_value & COMPAT_PSR_T_BIT);

	u32 return_offset = (is_thumb) ? 4 : 0;

	u32 return_offset = return_offsets[vect_offset >> 2][is_thumb];

	u32 sctlr = vcpu_cp15(vcpu, c1_SCTLR);



	cpsr = mode | COMPAT_PSR_I_BIT;

CRA Git | Maintained and supported by SUSTech CRA and CCSE