Commit fcdc6537 authored by Christoph Hellwig's avatar Christoph Hellwig Committed by Paul Walmsley
Browse files

riscv: provide native clint access for M-mode 



RISC-V has the concept of a cpu level interrupt controller.  The
interface for it is split between a standardized part that is exposed
as bits in the mstatus/sstatus register and the mie/mip/sie/sip
CRS.  But the bit to actually trigger IPIs is not standardized and
just mentioned as implementable using MMIO.

Add support for IPIs using MMIO using the SiFive clint layout (which
is also shared by Ariane, Kendryte and the Qemu virt platform).
Additionally the MMIO block also supports the time value and timer
compare registers, so they are also set up using the same OF node.
Support for other layouts should also be relatively easy to add in the
future.

Signed-off-by: default avatarChristoph Hellwig <hch@lst.de>
Reviewed-by: default avatarAnup Patel <anup@brainfault.org>
[paul.walmsley@sifive.com: update include guard format; fix checkpatch
 issues; minor commit message cleanup]
Signed-off-by: default avatarPaul Walmsley <paul.walmsley@sifive.com>
parent 4f9bbcef

arch/riscv/include/asm/clint.h

0 → 100644
+39 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0 */

#ifndef _ASM_RISCV_CLINT_H

#define _ASM_RISCV_CLINT_H 1



#include <linux/io.h>

#include <linux/smp.h>



#ifdef CONFIG_RISCV_M_MODE

extern u32 __iomem *clint_ipi_base;



void clint_init_boot_cpu(void);



static inline void clint_send_ipi_single(unsigned long hartid)

{

	writel(1, clint_ipi_base + hartid);

}



static inline void clint_send_ipi_mask(const struct cpumask *hartid_mask)

{

	int hartid;



	for_each_cpu(hartid, hartid_mask)

		clint_send_ipi_single(hartid);

}



static inline void clint_clear_ipi(unsigned long hartid)

{

	writel(0, clint_ipi_base + hartid);

}

#else /* CONFIG_RISCV_M_MODE */

#define clint_init_boot_cpu()	do { } while (0)



/* stubs to for code is only reachable under IS_ENABLED(CONFIG_RISCV_M_MODE): */

void clint_send_ipi_single(unsigned long hartid);

void clint_send_ipi_mask(const struct cpumask *hartid_mask);

void clint_clear_ipi(unsigned long hartid);

#endif /* CONFIG_RISCV_M_MODE */



#endif /* _ASM_RISCV_CLINT_H */

arch/riscv/include/asm/sbi.h

+2 −0
Original line number Diff line number Diff line
@@ -97,6 +97,8 @@ static inline void sbi_remote_sfence_vma_asid(const unsigned long *hart_mask, 
#else /* CONFIG_RISCV_SBI */

/* stubs for code that is only reachable under IS_ENABLED(CONFIG_RISCV_SBI): */

void sbi_set_timer(uint64_t stime_value);

void sbi_clear_ipi(void);

void sbi_send_ipi(const unsigned long *hart_mask);

void sbi_remote_fence_i(const unsigned long *hart_mask);

#endif /* CONFIG_RISCV_SBI */

#endif /* _ASM_RISCV_SBI_H */

arch/riscv/kernel/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -29,6 +29,7 @@ obj-y += vdso.o 
obj-y	+= cacheinfo.o

obj-y	+= vdso/



obj-$(CONFIG_RISCV_M_MODE)	+= clint.o

obj-$(CONFIG_FPU)		+= fpu.o

obj-$(CONFIG_SMP)		+= smpboot.o

obj-$(CONFIG_SMP)		+= smp.o

arch/riscv/kernel/clint.c

0 → 100644
+44 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2019 Christoph Hellwig.

 */



#include <linux/io.h>

#include <linux/of_address.h>

#include <linux/types.h>

#include <asm/clint.h>

#include <asm/csr.h>

#include <asm/timex.h>

#include <asm/smp.h>



/*

 * This is the layout used by the SiFive clint, which is also shared by the qemu

 * virt platform, and the Kendryte KD210 at least.

 */

#define CLINT_IPI_OFF		0

#define CLINT_TIME_CMP_OFF	0x4000

#define CLINT_TIME_VAL_OFF	0xbff8



u32 __iomem *clint_ipi_base;



void clint_init_boot_cpu(void)

{

	struct device_node *np;

	void __iomem *base;



	np = of_find_compatible_node(NULL, NULL, "riscv,clint0");

	if (!np) {

		panic("clint not found");

		return;

	}



	base = of_iomap(np, 0);

	if (!base)

		panic("could not map CLINT");



	clint_ipi_base = base + CLINT_IPI_OFF;

	riscv_time_cmp = base + CLINT_TIME_CMP_OFF;

	riscv_time_val = base + CLINT_TIME_VAL_OFF;



	clint_clear_ipi(boot_cpu_hartid);

}

arch/riscv/kernel/setup.c

+2 −0
Original line number Diff line number Diff line
@@ -17,6 +17,7 @@ 
#include <linux/sched/task.h>

#include <linux/swiotlb.h>



#include <asm/clint.h>

#include <asm/setup.h>

#include <asm/sections.h>

#include <asm/pgtable.h>
@@ -67,6 +68,7 @@ void __init setup_arch(char **cmdline_p) 
	setup_bootmem();

	paging_init();

	unflatten_device_tree();

	clint_init_boot_cpu();



#ifdef CONFIG_SWIOTLB

	swiotlb_init(1);

CRA Git | Maintained and supported by SUSTech CRA and CCSE