Commit fb9a5b0c authored by Tom St Denis's avatar Tom St Denis Committed by Alex Deucher
Browse files

drm/radeon/si_dpm: Limit clocks on HD86xx part 



Limit clocks on a specific HD86xx part to avoid
crashes (while awaiting an appropriate PP fix).

Signed-off-by: default avatarTom St Denis <tom.stdenis@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
parent 77f7f71f

drivers/gpu/drm/radeon/si_dpm.c

+6 −0
Original line number Diff line number Diff line
@@ -3021,6 +3021,12 @@ static void si_apply_state_adjust_rules(struct radeon_device *rdev, 
		max_sclk = 75000;

		max_mclk = 80000;

	}

	/* limit clocks on HD8600 series */

	if (rdev->pdev->device == 0x6660 &&

	    rdev->pdev->revision == 0x83) {

		max_sclk = 75000;

		max_mclk = 80000;

	}



	if (rps->vce_active) {

		rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk;

CRA Git | Maintained and supported by SUSTech CRA and CCSE