drivers/clk/tegra/cvb.c
0 → 100644
+140
−0
drivers/clk/tegra/cvb.h
0 → 100644
+67
−0
Loading
Gitlab 现已全面支持 git over ssh 与 git over https。通过 HTTPS 访问请配置带有 read_repository / write_repository 权限的 Personal access token。通过 SSH 端口访问请使用 22 端口或 13389 端口。如果使用CAS注册了账户但不知道密码,可以自行至设置中更改;如有其他问题,请发邮件至 service@cra.moe 寻求协助。
Tegra CVB tables encode the relationship between operating voltage and optimal frequency as a function of the so-called speedo value. The speedo value is written to the on-chip fuses at the factory, which allows the voltage-frequency operating points to be calculated on an per-chip basis. Add utility functions to parse the Tegra-specific tables and export the voltage-frequency pairs to the generic OPP framework for other drivers to use. Signed-off-by:Tuomas Tynkkynen <ttynkkynen@nvidia.com> Signed-off-by:
Mikko Perttunen <mikko.perttunen@kapsi.fi> Acked-by:
Peter De Schrijver <pdeschrijver@nvidia.com> Acked-by:
Michael Turquette <mturquette@linaro.org> Signed-off-by:
Thierry Reding <treding@nvidia.com>
CRA Git | Maintained and supported by SUSTech CRA and CCSE