Commit f99d3023 authored by Ralf Baechle's avatar Ralf Baechle
Browse files

Sprinkle a few more .set mipsX over xchg to make sure we dont' end up with 


64-bit instructions on 32-bit processors, they tend to be unhappy about
that kind of food ;-)

Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent e607d6c8

include/asm-mips/system.h

+4 −0
Original line number Diff line number Diff line
@@ -302,7 +302,9 @@ static inline unsigned long __cmpxchg_u32(volatile int * m, unsigned long old, 
		"	.set	mips3					\n"

		"1:	ll	%0, %2			# __cmpxchg_u32	\n"

		"	bne	%0, %z3, 2f				\n"

		"	.set	mips0					\n"

		"	move	$1, %z4					\n"

		"	.set	mips3					\n"

		"	sc	$1, %1					\n"

		"	beqzl	$1, 1b					\n"

#ifdef CONFIG_SMP
@@ -320,7 +322,9 @@ static inline unsigned long __cmpxchg_u32(volatile int * m, unsigned long old, 
		"	.set	mips3					\n"

		"1:	ll	%0, %2			# __cmpxchg_u32	\n"

		"	bne	%0, %z3, 2f				\n"

		"	.set	mips0					\n"

		"	move	$1, %z4					\n"

		"	.set	mips3					\n"

		"	sc	$1, %1					\n"

		"	beqz	$1, 1b					\n"

#ifdef CONFIG_SMP

CRA Git | Maintained and supported by SUSTech CRA and CCSE