Commit f92a6b08 authored by David Daney's avatar David Daney Committed by Ralf Baechle
Browse files

MIPS: Octeon: Enable Read Inhibit / eXecute Inhibit on Octeon II. 



Signed-off-by: default avatarDavid Daney <ddaney@caviumnetworks.com>
Patchwork: http://patchwork.linux-mips.org/patch/1666/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 0e56b385

arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h

+1 −1
Original line number Diff line number Diff line
@@ -59,7 +59,7 @@ 
#define cpu_has_veic		0

#define cpu_hwrena_impl_bits	0xc0000000



#define kernel_uses_smartmips_rixi (cpu_data[0].cputype == CPU_CAVIUM_OCTEON_PLUS)

#define kernel_uses_smartmips_rixi (cpu_data[0].cputype != CPU_CAVIUM_OCTEON)



#define ARCH_HAS_IRQ_PER_CPU	1

#define ARCH_HAS_SPINLOCK_PREFETCH 1

CRA Git | Maintained and supported by SUSTech CRA and CCSE