Commit f859a039 authored by Krzysztof Kozlowski's avatar Krzysztof Kozlowski
Browse files

ARM: dts: exynos: Rename Multi Core Timer node to "timer" 



The device node name should reflect generic class of a device so rename
the Multi Core Timer node from "mct" to "timer".  This will be also in
sync with upcoming DT schema.  No functional change.

Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
parent 5b0e0429

arch/arm/boot/dts/exynos3250.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -265,7 +265,7 @@ 
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;

		};



		mct@10050000 {

		timer@10050000 {

			compatible = "samsung,exynos4210-mct";

			reg = <0x10050000 0x800>;

			interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>,

arch/arm/boot/dts/exynos4210.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -106,7 +106,7 @@ 
			arm,data-latency = <2 2 1>;

		};



		mct: mct@10050000 {

		mct: timer@10050000 {

			compatible = "samsung,exynos4210-mct";

			reg = <0x10050000 0x800>;

			interrupt-parent = <&mct_map>;

arch/arm/boot/dts/exynos4412.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -243,7 +243,7 @@ 
			clock-names = "aclk200", "aclk400_mcuisp";

		};



		mct@10050000 {

		timer@10050000 {

			compatible = "samsung,exynos4412-mct";

			reg = <0x10050000 0x800>;

			interrupt-parent = <&mct_map>;

arch/arm/boot/dts/exynos5250.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -233,7 +233,7 @@ 
			power-domains = <&pd_mau>;

		};



		mct@101c0000 {

		timer@101c0000 {

			compatible = "samsung,exynos4210-mct";

			reg = <0x101C0000 0x800>;

			interrupt-controller;

arch/arm/boot/dts/exynos5260.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -180,7 +180,7 @@ 
			reg = <0x10000000 0x100>;

		};



		mct: mct@100b0000 {

		mct: timer@100b0000 {

			compatible = "samsung,exynos4210-mct";

			reg = <0x100B0000 0x1000>;

			clocks = <&fin_pll>, <&clock_peri PERI_CLK_MCT>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE