Commit f78e007f authored by Aaron Liu's avatar Aaron Liu Committed by Alex Deucher
Browse files

drm/amdgpu: enable clock gating for renoir 



enable gfx&common clock gating for renoir

Acked-by: default avatarHuang Rui <ray.huang@amd.com>
Signed-off-by: default avatarAaron Liu <aaron.liu@amd.com>
Reviewed-by: default avatarHuang Rui <ray.huang@amd.com>
Reviewed-by: default avatarEvan Quan <evan.quan@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 279ba48e

drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c

+1 −0
Original line number Diff line number Diff line
@@ -4870,6 +4870,7 @@ static int gfx_v9_0_set_clockgating_state(void *handle, 
	case CHIP_VEGA20:

	case CHIP_RAVEN:

	case CHIP_ARCTURUS:

	case CHIP_RENOIR:

		gfx_v9_0_update_gfx_clock_gating(adev,

						 state == AMD_CG_STATE_GATE ? true : false);

		break;

drivers/gpu/drm/amd/amdgpu/soc15.c

+1 −0
Original line number Diff line number Diff line
@@ -1406,6 +1406,7 @@ static int soc15_common_set_clockgating_state(void *handle, 
				state == AMD_CG_STATE_GATE ? true : false);

		break;

	case CHIP_RAVEN:

	case CHIP_RENOIR:

		adev->nbio_funcs->update_medium_grain_clock_gating(adev,

				state == AMD_CG_STATE_GATE ? true : false);

		adev->nbio_funcs->update_medium_grain_light_sleep(adev,

CRA Git | Maintained and supported by SUSTech CRA and CCSE