Commit f6bf1729 authored by Florian Fainelli's avatar Florian Fainelli
Browse files

ARM: dts: BCM63xx: Fix DTC W=1 warnings 



Fix the bulk of the unit_address_vs_reg warnings and unnecessary
\#address-cells/#size-cells without "ranges" or child "reg" property

Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent bc3b6888

arch/arm/boot/dts/bcm63138.dtsi

+3 −6
Original line number Diff line number Diff line
@@ -41,9 +41,6 @@ 
	};



	clocks {

		#address-cells = <1>;

		#size-cells = <0>;



		/* UBUS peripheral clock */

		periph_clk: periph_clk {

			#clock-cells = <0>;
@@ -94,7 +91,7 @@ 
			reg = <0x1e000 0x100>;

		};



		gic: interrupt-controller@1e100 {

		gic: interrupt-controller@1f000 {

			compatible = "arm,cortex-a9-gic";

			reg = <0x1f000 0x1000

				0x1e100 0x100>;
@@ -125,7 +122,7 @@ 
						  IRQ_TYPE_LEVEL_HIGH)>;

		};



		armpll: armpll {

		armpll: armpll@20000 {

			#clock-cells = <0>;

			compatible = "brcm,bcm63138-armpll";

			clocks = <&periph_clk>;
@@ -144,7 +141,7 @@ 
			#reset-cells = <2>;

		};



		ahci: sata@8000 {

		ahci: sata@a000 {

			compatible = "brcm,bcm63138-ahci", "brcm,sata3-ahci";

			reg-names = "ahci", "top-ctrl";

			reg = <0xa000 0x9ac>, <0x8040 0x24>;

arch/arm/boot/dts/bcm963138dvt.dts

+1 −1
Original line number Diff line number Diff line
@@ -16,7 +16,7 @@ 
		stdout-path = &serial0;

	};



	memory {

	memory@0 {

		device_type = "memory";

		reg = <0x0 0x08000000>;

	};

CRA Git | Maintained and supported by SUSTech CRA and CCSE