Commit f67499f8 authored by Thierry Reding's avatar Thierry Reding Committed by Linus Walleij
Browse files

pinctrl: tegra: Do not add default pin range on Tegra194 



On Tegra194, almost all of the pin control programming happens in early
boot firmware, so there is no use in having a pin range defined for all
the pins.

Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
Link: https://lore.kernel.org/r/20200319122737.3063291-8-thierry.reding@gmail.com


Tested-by: default avatarVidya Sagar <vidyas@nvidia.com>
Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent 6e01e0c7

drivers/pinctrl/tegra/pinctrl-tegra.c

+1 −1
Original line number Diff line number Diff line
@@ -794,7 +794,7 @@ int tegra_pinctrl_probe(struct platform_device *pdev, 


	tegra_pinctrl_clear_parked_bits(pmx);



	if (!tegra_pinctrl_gpio_node_has_range(pmx))

	if (pmx->soc->ngpios > 0 && !tegra_pinctrl_gpio_node_has_range(pmx))

		pinctrl_add_gpio_range(pmx->pctl, &tegra_pinctrl_gpio_range);



	platform_set_drvdata(pdev, pmx);

drivers/pinctrl/tegra/pinctrl-tegra194.c

+0 −1
Original line number Diff line number Diff line
@@ -134,7 +134,6 @@ static const struct tegra_pingroup tegra194_groups[] = { 
};



static const struct tegra_pinctrl_soc_data tegra194_pinctrl = {

	.ngpios = TEGRA_PIN_NUM_GPIOS,

	.pins = tegra194_pins,

	.npins = ARRAY_SIZE(tegra194_pins),

	.functions = tegra194_functions,

CRA Git | Maintained and supported by SUSTech CRA and CCSE