Commit f64715d2 authored by Xiaofei Tan's avatar Xiaofei Tan Committed by Martin K. Petersen
Browse files

scsi: hisi_sas: improve int_chnl_int_v2_hw() consistency with v3 hw 



Change code format of int_chnl_int_v2_hw() to be consistent with v3 hw to
reduce an tag indent.

Signed-off-by: default avatarXiaofei Tan <tanxiaofei@huawei.com>
Signed-off-by: default avatarJohn Garry <john.garry@huawei.com>
Signed-off-by: default avatarMartin K. Petersen <martin.petersen@oracle.com>
parent f1c88211

drivers/scsi/hisi_sas/hisi_sas_v2_hw.c

+28 −30
Original line number Diff line number Diff line
@@ -2848,7 +2848,6 @@ static irqreturn_t int_chnl_int_v2_hw(int irq_no, void *p) 
			HGC_INVLD_DQE_INFO_FB_CH3_OFF) & 0x1ff;



	while (irq_msk) {

		if (irq_msk & (1 << phy_no)) {

		u32 irq_value0 = hisi_sas_phy_read32(hisi_hba, phy_no,

						     CHL_INT0);

		u32 irq_value1 = hisi_sas_phy_read32(hisi_hba, phy_no,
@@ -2856,7 +2855,7 @@ static irqreturn_t int_chnl_int_v2_hw(int irq_no, void *p) 
		u32 irq_value2 = hisi_sas_phy_read32(hisi_hba, phy_no,

						     CHL_INT2);



			if (irq_value1) {

		if ((irq_msk & (1 << phy_no)) && irq_value1) {

			if (irq_value1 & (CHL_INT1_DMAC_RX_ECC_ERR_MSK |

					  CHL_INT1_DMAC_TX_ECC_ERR_MSK))

				panic("%s: DMAC RX/TX ecc bad error!\
@@ -2867,12 +2866,12 @@ static irqreturn_t int_chnl_int_v2_hw(int irq_no, void *p) 
					     CHL_INT1, irq_value1);

		}



			if (irq_value2)

		if ((irq_msk & (1 << phy_no)) && irq_value2)

			hisi_sas_phy_write32(hisi_hba, phy_no,

					     CHL_INT2, irq_value2);





			if (irq_value0) {

		if ((irq_msk & (1 << phy_no)) && irq_value0) {

			if (irq_value0 & CHL_INT0_SL_RX_BCST_ACK_MSK)

				phy_bcast_v2_hw(phy_no, hisi_hba);
@@ -2882,7 +2881,6 @@ static irqreturn_t int_chnl_int_v2_hw(int irq_no, void *p) 
					& (~CHL_INT0_SL_PHY_ENABLE_MSK)

					& (~CHL_INT0_NOT_RDY_MSK));

		}

		}

		irq_msk &= ~(1 << phy_no);

		phy_no++;

	}

CRA Git | Maintained and supported by SUSTech CRA and CCSE