Gitlab 现已全面支持 git over ssh 与 git over https。通过 HTTPS 访问请配置带有 read_repository / write_repository 权限的 Personal access token。通过 SSH 端口访问请使用 22 端口或 13389 端口。如果使用CAS注册了账户但不知道密码，可以自行至设置中更改；如有其他问题，请发邮件至 service@cra.moe 寻求协助。

Commit f6022e88 authored Jun 02, 2017 by Elaine Zhang Committed by Heiko Stuebner Jun 02, 2017

clk: rockchip: add clock controller for rk3128



Add the clock tree definition for the new rk3128 SoC.
And it also applies to the RK3126 SoC.

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>

parent de2ddc3b

drivers/clk/rockchip/Makefile

+1 −0

Original line number	Diff line number	Diff line
		@@ -14,6 +14,7 @@ obj-$(CONFIG_RESET_CONTROLLER) += softrst.o

		obj-y += clk-rv1108.o
		obj-y += clk-rk3036.o
		obj-y += clk-rk3128.o
		obj-y += clk-rk3188.o
		obj-y += clk-rk3228.o
		obj-y += clk-rk3288.o

drivers/clk/rockchip/clk-rk3128.c

0 → 100644

+612 −0

File added.

Preview size limit exceeded, changes collapsed.

CRA Git | Maintained and supported by SUSTech CRA and CCSE

Admin message