Commit f5ecc32f authored by Troy Kisky's avatar Troy Kisky Committed by Shawn Guo
Browse files

ARM: dts: imx6qdl-sabrelite: add pwms for backlights 



add pwm1 for lcd backlight
add pwm4 for lvds backlight
add pwm3 for ov5640 mipi clock

Signed-off-by: default avatarTroy Kisky <troy.kisky@boundarydevices.com>
Signed-off-by: default avatarShawn Guo <shawn.guo@linaro.org>
parent 8c766cb4

arch/arm/boot/dts/imx6qdl-sabrelite.dtsi

+54 −0
Original line number Diff line number Diff line
@@ -62,6 +62,24 @@ 
		mux-int-port = <1>;

		mux-ext-port = <4>;

	};



	backlight_lcd {

		compatible = "pwm-backlight";

		pwms = <&pwm1 0 5000000>;

		brightness-levels = <0 4 8 16 32 64 128 255>;

		default-brightness-level = <7>;

		power-supply = <&reg_3p3v>;

		status = "okay";

	};



	backlight_lvds {

		compatible = "pwm-backlight";

		pwms = <&pwm4 0 5000000>;

		brightness-levels = <0 4 8 16 32 64 128 255>;

		default-brightness-level = <7>;

		power-supply = <&reg_3p3v>;

		status = "okay";

	};

};



&audmux {
@@ -167,6 +185,24 @@ 
			>;

		};



		pinctrl_pwm1: pwm1grp {

			fsl,pins = <

				MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1

			>;

		};



		pinctrl_pwm3: pwm3grp {

			fsl,pins = <

				MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1

			>;

		};



		pinctrl_pwm4: pwm4grp {

			fsl,pins = <

				MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1

			>;

		};



		pinctrl_uart1: uart1grp {

			fsl,pins = <

				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
@@ -245,6 +281,24 @@ 
	status = "okay";

};



&pwm1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_pwm1>;

	status = "okay";

};



&pwm3 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_pwm3>;

	status = "okay";

};



&pwm4 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_pwm4>;

	status = "okay";

};



&ssi1 {

	fsl,mode = "i2s-slave";

	status = "okay";

CRA Git | Maintained and supported by SUSTech CRA and CCSE