Commit f56511d0 authored by Biju Das's avatar Biju Das Committed by Kishon Vijay Abraham I
Browse files

dt-bindings: phy: rcar-gen2: Add r8a77470 support 



Add USB PHY support for r8a77470 SoC. Renesas RZ/G1C (R8A77470)
USB PHY is similar to the R-Car Gen2 family, but has the below
feature compared to other RZ/G1 and R-Car Gen2/3 SoCs

It has a shared pll reset for usbphy0/usbphy1 and this register
reside in usbphy0 block.

Signed-off-by: default avatarBiju Das <biju.das@bp.renesas.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Reviewed-by: default avatarYoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Signed-off-by: default avatarKishon Vijay Abraham I <kishon@ti.com>
parent 1d1bae72

Documentation/devicetree/bindings/phy/rcar-gen2-phy.txt

+53 −4
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ Required properties: 
- compatible: "renesas,usb-phy-r8a7743" if the device is a part of R8A7743 SoC.

	      "renesas,usb-phy-r8a7744" if the device is a part of R8A7744 SoC.

	      "renesas,usb-phy-r8a7745" if the device is a part of R8A7745 SoC.

	      "renesas,usb-phy-r8a77470" if the device is a part of R8A77470 SoC.

	      "renesas,usb-phy-r8a7790" if the device is a part of R8A7790 SoC.

	      "renesas,usb-phy-r8a7791" if the device is a part of R8A7791 SoC.

	      "renesas,usb-phy-r8a7794" if the device is a part of R8A7794 SoC.
@@ -30,7 +31,7 @@ channels. These subnodes must contain the following properties: 
- #phy-cells: see phy-bindings.txt in the same directory, must be <1>.



The phandle's argument in the PHY specifier is the USB controller selector for

the USB channel; see the selector meanings below:

the USB channel other than r8a77470 SoC; see the selector meanings below:



+-----------+---------------+---------------+

|\ Selector |               |               |
@@ -41,6 +42,16 @@ the USB channel; see the selector meanings below: 
| 2         | PCI EHCI/OHCI | xHCI          |

+-----------+---------------+---------------+



For r8a77470 SoC;see the selector meaning below:



+-----------+---------------+---------------+

|\ Selector |               |               |

+ --------- +       0       |       1       |

| Channel  \|               |               |

+-----------+---------------+---------------+

| 0         | EHCI/OHCI     | HS-USB        |

+-----------+---------------+---------------+



Example (Lager board):



	usb-phy@e6590100 {
@@ -48,15 +59,53 @@ Example (Lager board): 
		reg = <0 0xe6590100 0 0x100>;

		#address-cells = <1>;

		#size-cells = <0>;

		clocks = <&mstp7_clks R8A7790_CLK_HSUSB>;

		clocks = <&cpg CPG_MOD 704>;

		clock-names = "usbhs";

		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;

		resets = <&cpg 704>;



		usb-channel@0 {

		usb0: usb-channel@0 {

			reg = <0>;

			#phy-cells = <1>;

		};

		usb-channel@2 {

		usb2: usb-channel@2 {

			reg = <2>;

			#phy-cells = <1>;

		};

	};



Example (iWave RZ/G1C sbc):



	usbphy0: usb-phy0@e6590100 {

		compatible = "renesas,usb-phy-r8a77470",

			     "renesas,rcar-gen2-usb-phy";

		reg = <0 0xe6590100 0 0x100>;

		#address-cells = <1>;

		#size-cells = <0>;

		clocks = <&cpg CPG_MOD 704>;

		clock-names = "usbhs";

		power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;

		resets = <&cpg 704>;



		usb0: usb-channel@0 {

			reg = <0>;

			#phy-cells = <1>;

		};

	};



	usbphy1: usb-phy@e6598100 {

		compatible = "renesas,usb-phy-r8a77470",

			     "renesas,rcar-gen2-usb-phy";

		reg = <0 0xe6598100 0 0x100>;

		#address-cells = <1>;

		#size-cells = <0>;

		clocks = <&cpg CPG_MOD 706>;

		clock-names = "usbhs";

		power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;

		resets = <&cpg 706>;



		usb1: usb-channel@0 {

			reg = <0>;

			#phy-cells = <1>;

		};

	};

CRA Git | Maintained and supported by SUSTech CRA and CCSE