Commit f4fe3a86 authored by Biwen Li's avatar Biwen Li Committed by Shawn Guo
Browse files

arm64: dts: layerscape: add ftm_alarm0 node 



The patch adds ftm_alarm0 DT node
	- add new rcpm node
	- add ftm_alarm0 node
	- aliases ftm_alarm0 as rtc1

Signed-off-by: default avatarBiwen Li <biwen.li@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 791c88ca

arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi

+15 −0
Original line number Diff line number Diff line
@@ -17,6 +17,7 @@ 


	aliases {

		crypto = &crypto;

		rtc1 = &ftm_alarm0;

		rtic-a = &rtic_a;

		rtic-b = &rtic_b;

		rtic-c = &rtic_c;
@@ -512,6 +513,20 @@ 
					<0000 0 0 4 &gic 0 113 IRQ_TYPE_LEVEL_HIGH>;

			status = "disabled";

		};



		rcpm: power-controller@1ee2140 {

			compatible = "fsl,ls1012a-rcpm", "fsl,qoriq-rcpm-2.1+";

			reg = <0x0 0x1ee2140 0x0 0x4>;

			#fsl,rcpm-wakeup-cells = <1>;

		};



		ftm_alarm0: timer@29d0000 {

			compatible = "fsl,ls1012a-ftm-alarm";

			reg = <0x0 0x29d0000 0x0 0x10000>;

			fsl,rcpm-wakeup = <&rcpm 0x20000>;

			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;

			big-endian;

		};

	};



	firmware {

arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi

+14 −0
Original line number Diff line number Diff line
@@ -27,6 +27,7 @@ 
		ethernet4 = &enet4;

		ethernet5 = &enet5;

		ethernet6 = &enet6;

		rtc1 = &ftm_alarm0;

	};



	cpus {
@@ -829,6 +830,19 @@ 
			big-endian;

		};



		rcpm: power-controller@1ee2140 {

			compatible = "fsl,ls1043a-rcpm", "fsl,qoriq-rcpm-2.1+";

			reg = <0x0 0x1ee2140 0x0 0x4>;

			#fsl,rcpm-wakeup-cells = <1>;

		};



		ftm_alarm0: timer@29d0000 {

			compatible = "fsl,ls1043a-ftm-alarm";

			reg = <0x0 0x29d0000 0x0 0x10000>;

			fsl,rcpm-wakeup = <&rcpm 0x20000>;

			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;

			big-endian;

		};

	};



	firmware {

arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi

+15 −0
Original line number Diff line number Diff line
@@ -28,6 +28,7 @@ 
		ethernet5 = &enet5;

		ethernet6 = &enet6;

		ethernet7 = &enet7;

		rtc1 = &ftm_alarm0;

	};



	cpus {
@@ -765,6 +766,20 @@ 
			queue-sizes = <64 64>;

			big-endian;

		};



		rcpm: power-controller@1ee2140 {

			compatible = "fsl,ls1046a-rcpm", "fsl,qoriq-rcpm-2.1+";

			reg = <0x0 0x1ee2140 0x0 0x4>;

			#fsl,rcpm-wakeup-cells = <1>;

		};



		ftm_alarm0: timer@29d0000 {

			compatible = "fsl,ls1046a-ftm-alarm";

			reg = <0x0 0x29d0000 0x0 0x10000>;

			fsl,rcpm-wakeup = <&rcpm 0x20000>;

			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;

			big-endian;

		};

	};



	reserved-memory {

arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi

+14 −0
Original line number Diff line number Diff line
@@ -18,6 +18,7 @@ 


	aliases {

		crypto = &crypto;

		rtc1 = &ftm_alarm0;

	};



	cpus {
@@ -781,6 +782,19 @@ 
				};

			};

		};



		rcpm: power-controller@1e34040 {

			compatible = "fsl,ls1088a-rcpm", "fsl,qoriq-rcpm-2.1+";

			reg = <0x0 0x1e34040 0x0 0x18>;

			#fsl,rcpm-wakeup-cells = <6>;

		};



		ftm_alarm0: timer@2800000 {

			compatible = "fsl,ls1088a-ftm-alarm";

			reg = <0x0 0x2800000 0x0 0x10000>;

			fsl,rcpm-wakeup = <&rcpm 0x0 0x0 0x0 0x0 0x4000 0x0>;

			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;

		};

	};



	firmware {

arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi

+14 −0
Original line number Diff line number Diff line
@@ -20,6 +20,7 @@ 


	aliases {

		crypto = &crypto;

		rtc1 = &ftm_alarm0;

		serial0 = &serial0;

		serial1 = &serial1;

		serial2 = &serial2;
@@ -763,6 +764,19 @@ 
			reg = <0x0 0x04000000 0x0 0x01000000>;

			interrupts = <0 12 4>;

		};



		rcpm: power-controller@1e34040 {

			compatible = "fsl,ls208xa-rcpm", "fsl,qoriq-rcpm-2.1+";

			reg = <0x0 0x1e34040 0x0 0x18>;

			#fsl,rcpm-wakeup-cells = <6>;

		};



		ftm_alarm0: timer@2800000 {

			compatible = "fsl,ls208xa-ftm-alarm";

			reg = <0x0 0x2800000 0x0 0x10000>;

			fsl,rcpm-wakeup = <&rcpm 0x0 0x0 0x0 0x0 0x4000 0x0>;

			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;

		};

	};



	ddr1: memory-controller@1080000 {

CRA Git | Maintained and supported by SUSTech CRA and CCSE