Commit f45913fd authored by Nicolas Pitre's avatar Nicolas Pitre Committed by Olof Johansson
Browse files

ARM: clean up cache handling in platform code 



We have a handy macro to replace open coded __cpuc_flush_dcache_area(()
and outer_clean_range() sequences. Let's use it. No functional change.

Signed-off-by: default avatarNicolas Pitre <nico@linaro.org>
Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
parent bc34eb53

arch/arm/mach-exynos/platsmp.c

+1 −2
Original line number Diff line number Diff line
@@ -64,8 +64,7 @@ static void write_pen_release(int val) 
{

	pen_release = val;

	smp_wmb();

	__cpuc_flush_dcache_area((void *)&pen_release, sizeof(pen_release));

	outer_clean_range(__pa(&pen_release), __pa(&pen_release + 1));

	sync_cache_w(&pen_release);

}



static void __iomem *scu_base_addr(void)

arch/arm/mach-imx/platsmp.c

+1 −2
Original line number Diff line number Diff line
@@ -92,8 +92,7 @@ static void __init imx_smp_prepare_cpus(unsigned int max_cpus) 
	 * secondary cores when booting them.

	 */

	asm("mrc p15, 0, %0, c15, c0, 1" : "=r" (g_diag_reg) : : "cc");

	__cpuc_flush_dcache_area(&g_diag_reg, sizeof(g_diag_reg));

	outer_clean_range(__pa(&g_diag_reg), __pa(&g_diag_reg + 1));

	sync_cache_w(&g_diag_reg);

}



struct smp_operations  imx_smp_ops __initdata = {

arch/arm/mach-msm/platsmp.c

+1 −2
Original line number Diff line number Diff line
@@ -99,8 +99,7 @@ static int msm_boot_secondary(unsigned int cpu, struct task_struct *idle) 
	 * "cpu" is Linux's internal ID.

	 */

	pen_release = cpu_logical_map(cpu);

	__cpuc_flush_dcache_area((void *)&pen_release, sizeof(pen_release));

	outer_clean_range(__pa(&pen_release), __pa(&pen_release + 1));

	sync_cache_w(&pen_release);



	/*

	 * Send the secondary CPU a soft interrupt, thereby causing

arch/arm/mach-prima2/platsmp.c

+1 −2
Original line number Diff line number Diff line
@@ -106,8 +106,7 @@ static int sirfsoc_boot_secondary(unsigned int cpu, struct task_struct *idle) 
	 * "cpu" is Linux's internal ID.

	 */

	pen_release = cpu_logical_map(cpu);

	__cpuc_flush_dcache_area((void *)&pen_release, sizeof(pen_release));

	outer_clean_range(__pa(&pen_release), __pa(&pen_release + 1));

	sync_cache_w(&pen_release);



	/*

	 * Send the secondary CPU SEV, thereby causing the boot monitor to read

arch/arm/mach-sti/platsmp.c

+1 −2
Original line number Diff line number Diff line
@@ -31,8 +31,7 @@ static void write_pen_release(int val) 
{

	pen_release = val;

	smp_wmb();

	__cpuc_flush_dcache_area((void *)&pen_release, sizeof(pen_release));

	outer_clean_range(__pa(&pen_release), __pa(&pen_release + 1));

	sync_cache_w(&pen_release);

}



static DEFINE_SPINLOCK(boot_lock);

CRA Git | Maintained and supported by SUSTech CRA and CCSE