dt-bindings: phy: tegra-xusb: List PLL power supplies (f40043b3) · Commits · 戴 / test

These power supplies provide power for various PLLs that are set up and driven by the XUSB pad controller. These power supplies were previously improperly added to the PCIe and XUSB controllers, but depending on the driver probe order, power to the PLLs will not be supplied soon enough and cause initialization to fail. Reviewed-by:

Rob Herring <robh@kernel.org> Signed-off-by:

Thierry Reding <treding@nvidia.com> Acked-by:

Jon Hunter <jonathanh@nvidia.com> Signed-off-by:

Kishon Vijay Abraham I <kishon@ti.com>

Documentation/devicetree/bindings/phy/nvidia,tegra124-xusb-padctl.txt

+12 −0

Original line number	Diff line number	Diff line
		@@ -42,6 +42,18 @@ Required properties:
		- reset-names: Must include the following entries:
		- "padctl"

		For Tegra124:
		- avdd-pll-utmip-supply: UTMI PLL power supply. Must supply 1.8 V.
		- avdd-pll-erefe-supply: PLLE reference PLL power supply. Must supply 1.05 V.
		- avdd-pex-pll-supply: PCIe/USB3 PLL power supply. Must supply 1.05 V.
		- hvdd-pex-pll-e-supply: High-voltage PLLE power supply. Must supply 3.3 V.

		For Tegra210:
		- avdd-pll-utmip-supply: UTMI PLL power supply. Must supply 1.8 V.
		- avdd-pll-uerefe-supply: PLLE reference PLL power supply. Must supply 1.05 V.
		- dvdd-pex-pll-supply: PCIe/USB3 PLL power supply. Must supply 1.05 V.
		- hvdd-pex-pll-e-supply: High-voltage PLLE power supply. Must supply 1.8 V.

		For Tegra186:
		- avdd-pll-erefeut-supply: UPHY brick and reference clock as well as UTMI PHY
		power supply. Must supply 1.8 V.

Admin message