Commit f2761e53 authored by Stanislaw Gruszka's avatar Stanislaw Gruszka Committed by Felix Fietkau
Browse files

mt76x0: correct RF reg pairs write for PCIe 



We have to use RF CSR method for PCIe.

Signed-off-by: default avatarStanislaw Gruszka <sgruszka@redhat.com>
Signed-off-by: default avatarFelix Fietkau <nbd@nbd.name>
parent c50479fa

drivers/net/wireless/mediatek/mt76/mt76x0/phy.c

+16 −3
Original line number Diff line number Diff line
@@ -173,9 +173,22 @@ rf_clear(struct mt76x02_dev *dev, u32 offset, u8 mask) 
}

#endif



#define RF_RANDOM_WRITE(dev, tab)		\

	mt76_wr_rp(dev, MT_MCU_MEMMAP_RF,	\

		   tab, ARRAY_SIZE(tab))

static void

mt76x0_rf_csr_wr_rp(struct mt76x02_dev *dev, const struct mt76_reg_pair *data,

		    int n)

{

	while (n-- > 0) {

		mt76x0_rf_csr_wr(dev, data->reg, data->value);

		data++;

	}

}



#define RF_RANDOM_WRITE(dev, tab) do {					\

	if (mt76_is_mmio(dev))						\

		mt76x0_rf_csr_wr_rp(dev, tab, ARRAY_SIZE(tab));		\

	else								\

		mt76_wr_rp(dev, MT_MCU_MEMMAP_RF, tab, ARRAY_SIZE(tab));\

} while (0)



int mt76x0_wait_bbp_ready(struct mt76x02_dev *dev)

{

CRA Git | Maintained and supported by SUSTech CRA and CCSE