Commit ef41e4c5 authored by Damien Riegel's avatar Damien Riegel Committed by Shawn Guo
Browse files

ARM: dts: TS-4800: use weim IP to map the FPGA 



Previously, the device tree mapped the FPGA like any other IPs inside
the SoC, but it is actually mapped through the WEIM (Wireless External
Interface Module). This patch updates the device tree to make use of it.

About the timings: in the image provided by the manufacturer, only
CS0GCR1 is changed. The other values are the default ones, but the WEIM
bindings expect them to be all explicitly set in the device tree, so I
just put the default values in the dt.

Signed-off-by: default avatarDamien Riegel <damien.riegel@savoirfairelinux.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 6989cc8f

arch/arm/boot/dts/imx51-ts4800.dts

+39 −21
Original line number Diff line number Diff line
@@ -21,27 +21,6 @@ 
		reg = <0x90000000 0x10000000>;

	};



	soc {

		fpga {

			compatible = "simple-bus";

			reg = <0xb0000000 0x1d000>;

			#address-cells = <1>;

			#size-cells = <1>;

			ranges;



			syscon: syscon@b0010000 {

				compatible = "syscon", "simple-mfd";

				reg = <0xb0010000 0x3d>;

				reg-io-width = <2>;



				wdt@e {

					compatible = "technologic,ts4800-wdt";

					syscon = <&syscon 0xe>;

				};

			};

		};

	};



	clocks {

		ckih1 {

			clock-frequency = <22579200>;
@@ -99,6 +78,33 @@ 
	status = "okay";

};



&weim {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_weim>;

	status = "okay";



	fpga@0 {

		compatible = "simple-bus";

		fsl,weim-cs-timing = <0x0061008F 0x00000002 0x1c022000

				      0x00000000 0x1c092480 0x00000000>;

		reg = <0 0x0000000 0x1d000>;

		#address-cells = <1>;

		#size-cells = <1>;

		ranges = <0 0 0 0x1d000>;



		syscon: syscon@b0010000 {

			compatible = "syscon", "simple-mfd";

			reg = <0x10000 0x3d>;

			reg-io-width = <2>;



			wdt@e {

				compatible = "technologic,ts4800-wdt";

				syscon = <&syscon 0xe>;

			};

		};

	};

};



&iomuxc {

	pinctrl_ecspi1: ecspi1grp {

		fsl,pins = <
@@ -173,4 +179,16 @@ 
			MX51_PAD_EIM_D26__UART3_TXD		0x1c5

		>;

	};



	pinctrl_weim: weimgrp {

		fsl,pins = <

			MX51_PAD_EIM_DTACK__EIM_DTACK		0x85

			MX51_PAD_EIM_CS0__EIM_CS0		0x0

			MX51_PAD_EIM_CS1__EIM_CS1		0x0

			MX51_PAD_EIM_EB0__EIM_EB0		0x85

			MX51_PAD_EIM_EB1__EIM_EB1		0x85

			MX51_PAD_EIM_OE__EIM_OE			0x85

			MX51_PAD_EIM_LBA__EIM_LBA		0x85

		>;

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE